

TinyCPU

4位微处理器设计



组员

040860 陆千里
040859 闵 川
040873 吕 林
040893 刘 超



项目说明

Design Goal:

设计一个微型的CPU，包含运算器、控制器、寄存器、总线接口逻辑。

Software:

Xilinx ISE

Requirement:

VHDL
Microsoft
Windows XP

Idea

使用VHDL语言对一个复杂的电子实体设计，一般会采用自顶向下和自底向上两种不同的方式来完成。



先从（其实也不是最低层开始，是从中层开始）该CPU的基本部件如ALU、通用寄存器、缓冲、选择控制、随机存储（暂存）开始完成。在完成的过程中，逐渐完成BASIC库（包括九种常用模块描述，并由regs_pkg.vhd打包描述）的建立，完成CPU组成部件后，对这五部分进行打包描述（在work中cpu_4comps.vhd中集合描述）。



Idea

在完成最上层的描述，在最上层的结构体中完成对包中各模块的引用。此外，在**work**中还建立了一个微指令代码编程包，将该微处理器的指令代码规定其中。






Microsoft
Windows XP

顶层描
述实体

ALU、通用寄存
器、缓冲、选择
控制、随机存储
(暂存)

BASIC元件包





OUT_MUX.vhd

- OUT_MUX.vhd微指令控制的2选1多路器由允许输出线oe和三态门y组成,可选4位数据f或ad输出到外围;
- port(
 - ad,f: in std_logic_vector(3 downto 0);
 - dest_ctl:in std_logic_vector(2 downto 0);
 - oe: in std_logic;
 - y: buffer std_logic_vector(3 downto 0));
- Architecture out_mux of out_mux is
 - Signal y_int: std_logic_vector(3 downto 0);
 - Begin
 - Y_int <=ad when dest_ctl=rama else f;
--在控制下选择ad、 f
 - Y <= y_int when oe='0'
else "ZZZZ";
--高阻态
 - End out_mux;



ALU.vhd

- ALU.vhd由微指令控制，实现由操作数多路选择器送来的r和s的4位数据进行加、减、或、与、与非、异或、异或非等算术和逻辑运算；
- Port (
 - r : --由SRC_OP输出的信号r
 - s : --由SRC_OP输出的信号r
 - c_n : --进位输入
 - alu_ct1 : --alu控制
 - f : --输出数据
 - g_bar : --预置进位
 - p_bar : --进位传输
 - c_n4 : --进位标志输出
 - ovr : --溢出



ALU. vhd

```
• when add =>
  •   if c_n='0' then
  •     F1<=r1+s1;      --向量加法
  •   else
  •     F1<=r1+s1+1;
  •   End if;
  • when subr =>
  •   if c_n='0' then
  •     F1<=r1+not(s1)+1;    --补码
  •   else
  •     F1<=r1+not(s1);
  •   End if;
  • when orrs=>f1<=r1 or s1;
  • when andrs=>f1<=r1 and s1;
  • when notrs=>f1<=not r1 and s1;
  • when exor=>f1<=r1 xor s1;
  • when exnor=>f1<=not (r1 xor s1);
```

- use IEEE.STD_LOGIC_164.ALL;--逻辑运算
- use ieee.numeric_std.all;--数字运算
- use IEEE.STD_LOGIC_UNSIGNED.ALL; ;--向量运算、赋值

ALU. vhd

- $F \leq f1(3 \text{ downto } 0);$ -- outside the process
- $C_n4 \leq f1(4);$
- $G_{\text{bar}} \leq \text{not } ((r(3) \text{ and } s(3)) \text{ or } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ and } s(2))) \text{ or } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ or } s(2)) \text{ and } (r(1) \text{ and } s(1))) \text{ or } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ or } s(2)) \text{ and } (r(1) \text{ or } s(1)) \text{ and } (r(0) \text{ and } s(0))));$
- $p_{\text{bar}} \leq \text{not } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ or } s(2)) \text{ and } (r(1) \text{ and } s(1)) \text{ and } (r(0) \text{ and } s(0)));$
 $ovr \leq (f1(4) \text{ xor } f1(3));$
- 等价:
 - $G_{\text{bar}} = \sim(R3 * S3 + (R3 + S3)R2 * S2 + (R3 + S3)(R2 + S2)R1 * S1 + (R3 + S3)(R2 + S2)(R1 + S1)R0 * S0)$
 - $P_{\text{bar}} = \sim((R3 + S3)(R2 + S2) * R1 * R0 * S1 * S0)$
 - $OVR = '1' \text{ WHEN } (f(4) \neq f(3)) \text{ else } '0'$

SRC_OP.vhd

- SRC_OP.vhd操作数多路选择器由两个多路选择器组成，分别由微指令控制r,s输出的4位输入数据，输出输入对应关系如下：
- r:输入数据d（外围4位数据）、ad（ram的数据），GND
- s:输入数据q（Q_REG中数据）、ad（ram的数据）,bd（ram的另一组数据）,GND
- --define alu operand r:
with src_ctl select
 • r <= ad when aq|ab,
 "0000"when zq|zb|za,
 d when others;
- --r input
- with src_ctl select
 • s <=q when aq|zq|dq,
 bd when ab|zb,
 ad when za|da,
 "0000" when others;
- --s



RAM_REGS.vhd

- RAM 16 BYTES
- 可移位
- 寄存器建立:
- gen: for i in 15 downto 0
 - generate
 - ram: ureg generic map (4)
 - port map (clk, rst, en(i), data,
ab_data(i));
 - end generate;
- 移位实现:
 - With dest_ctl select
 - data <= (f(2), f(1), f(0), ram0) when
ramqu | ramu,
(ram3, f(3), f(2), f(1)) when
ramqd | ramd,
"----" when others;
 - ad <= ab_data(conv_integer(a));
 - bd <= ab_data(conv_integer(b)); ;
 - ram3 <= f(3) when (dest_ctl = ramu
or dest_ctl = ramqu) else 'Z';
 - ram0 <= f(0) when (dest_ctl = ramu
or dest_ctl = ramqu) else 'Z';



cpu_4comps.vhd

- Package cpu_4comps is
-
- End cpu_4comps;



am2901.vhd

- u1:ram_regs port map(clk=>clk,rst=>rst,a=>a,b=>b,f=>f,
dest_ctl=>dest_ctl,ram0=>ram0,ram3=>ram3,ad=>ad,bd=>bd);
- u2:q_reg port map (clk=>clk,rst=>rst,f=>f,dest_ctl=>dest_ctl,
qs0=>qs0,qs3=>qs3,q=>q);
- u3:src_op port map(d=>d,ad=>ad,bd=>bd,q=>q,src_ctl=>src_ctl,
r=>r,s=>s);
- u4:alu port map (r=>r,s=>s,c_n=>c_n,alu_ct1 =>alu_ct1 ,f=>f,
g_bar=>g_bar,p_bar=>p_bar,c_n4=>c_n4,ovr=>ovr);
- u5:out_mux port map (ad=>ad, f=>f, dest_ctl=>dest_ctl,oe=>oe,y=>y);
-
- f_0 <='0' when f="0000"else 'Z';
- f3<=f(3);



系统实现

开发软件： Xilinx ISE


Xilinx ISE为Xilinx公司开发的可编程逻辑器件的开发环境。Xilinx为全球最大的可编程逻辑器件开发商之一，在FPGA领域起更是处于独领风骚的地位。其开发的这款软件最好可以由ModelSim仿真软件辅助仿真。



Xilinx ISE

设置






New Source Wizard - Define Module

Entity Name	am2901			
Architecture Name	Behavioral			
Port Name	Direction	Bus	MSB	LSB
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		
in	in	<input type="checkbox"/>		

More Info < Back Next > Cancel



编译过程



Xilinx - ISE - F:\My package3\Alu.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- A
- xc9536-5PC44
- + ALU - Behavioral (ALU)

Sources Snapshots

Processes

- Add Existing Source
- Create New Source
- Design Utilities
- + Create Schematic Symbol
- + View Command Line Log
- + View HDL Instantiation
- User Constraints
- Implement Design

ALU

```
25     Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ct1)
30 Begin
31     Case alu_ct1 is
32         when add =>
33             if c_n='0' then
34                 F1<=r1+s1;
35             else
36                 F1<=r1+s1+1;
37             End if;
38         when subr =>
39             If c_n='0' then
40                 F1 <= r1+NOT(s1);
41             else
42                 F1<=r1+NOT(s1)+1;
43             End if;
44         When subs=>
45             If c_n='0' then
46                 F1<=s1+NOT(r1)+1;
47             else
48                 F1<=s1+NOT(r1);
49             End if;
50         when orrs=>f1<=(r1 OR s1);
51         when andrs=>f1<=(r1 AND s1);
52         when notrs=>f1<=NOT(r1) and s1;
```

tdtfi(vhdl) completed successfully.

Process "Create Schematic Symbol" completed successfully

Console Errors Warnings Find in Files

Ready

Ln 58 Col 22 | CAPS NUM SCRL VHDLL

开始 Xilinx - ISE - F... 1.JPG - 画图 My package3 13:56

Xilinx - ISE - F:\My package3\Alu ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

```

25      Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ct1)
  
```

Xilinx - ISE - F:\My package3\firstHDL\HDL.ise - [F:\My package3\firstHDL\alu.html\fit\appletref.htm]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

```

HDL
xc95144xl-10TQ144
  alu - Behavioral (alu)
  
```

CPLD Reports

Fitter Report | Timing Report

Fitter Report

- Summary
- Errors/Warnings
- Logic
- Inputs
- Function Blocks
- Equations
- Pin List
- Compiler Options
- Text Report
- Help

Design Name alu

Fitting Status Successful

Software Version I.24

Device Used XC95144XL-10-TQ144

Date 12- 9-2006, 2:31PM

RESOURCES SUMMARY

Macrocells Used	Pterms Used	Registers Used	Pins Used	Function Block Inputs Used
5/NaN (0%)	8/NaN (0%)	5/NaN (0%)	2/0 (1%)	7/NaN (0%)

PIN RESOURCES

Signal Type	Required	Mapped	Pin Type	Used	Total
alu	F:\My package...				

Xilinx - ISE - F:\My package3\AA\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- A
- xc9536-5PC44

Xilinx - ISE - F:\Problem files\1\XLIB\AA\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- A
- xc9536-5PC44
- + ALU - Behavioral (ALU)

Sources Snapshots

Processes Processes:

- Add Existing Source
- Create New Source
- Design Utilities
 - Create Schematic Symbol
 - View Command Line Log
 - View HDL Instantiation
- User Constraints
- Implement Design
 - Synthesize - XST
 - Translate
 - Fit
 - Generate Programming
 - Optional Implementation

ALU

```
25     Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29     ALU:process (r1,s1,c_n,alu_ctl)
30
31         g_bar : buffer STD_LOGIC;
32         p_bar : buffer STD_LOGIC;
33         c_n4 : buffer STD_LOGIC;
34         ovr : buffer STD_LOGIC;
35
36     end ALU;
37
38
39
40
41
42
43 Architecture Behavioral of ALU is
44     Signal r1,s1,f1:std_logic_vector(4 downto 0);
45 begin
46     R1 <= ('0',r(3),r(2),r(1),r(0));
47     S1 <= ('0',S(3),S(2),S(1),S(0));
48     ALU:process (r1,s1,c_n,alu_ctl)
49
50         Begin
51             Case alu_ctl is
52                 when add =>
53                     if c_n='0' then
54                         F1<=r1+s1;
55                     else
56                         F1<=r1+s1+1;
57                     End if;
58                 when subr => --subtraction same as 2's comp addn
59                     If c_n='0' then
60                         F1<=r1+not(s1);
61                     else
62                         F1<=r1+not(s1)+1;
63                     End if;
64                 When subs=>
65                     If c_n='0' then
```

Xilinx - ISE - F:\My package3\AA\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implen

- A
- xc9536-5PC44

25 Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27 R1 <= ('0',r(3),r(2),r(1),r(0));
28 S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ctl)

Xilinx - ISE - F:\Problem files 1\xl111\AA\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implen

- A
- xc9536-5PC44
- + ALU - Behavioral (ALU)


Sources Snapshots


Processes Processes:

- Add Existing Source
- Create New Source
- Design Utilities
- User Constraints
- Implement Design
 - Synthesize - XST
 - Translate
 - Fit
 - Generate Programming
 - Optional Implementation

62 End if;
63 When subs=>
64 If c_n='0' then
65 F1<=s1+not(r1)+1;
66 else
67 F1<=s1+not(r1);
68 End if;
69 when orrs=>f1<=r1 or s1;
70 when andrs=>f1<=r1 and s1;
71 when notrs=>f1<=not r1 and s1;
72 when exor=>f1<=r1 xor s1;
73 when exnor=>f1<=not (r1 xor s1);
74 when others=>f1<="-----";
75 End case;
76 End process;
77 F <= f1(3 downto 0); --outside the process
78 C_n4 <= f1(4);
79 G_bar <= not (
80 (r(3) and s(3)) or
81 ((r(3) or s(3)) and (r(2) and s(2))) or
82 ((r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1))) or
83 ((r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1)) and
84 (r(0) and s(0))));
85 p_bar <=not (
86 (r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1)) and
87 (r(0) and s(0)));
88 ovr <= (f1(4)xor f1(3));
89 End Behavioral;

ALU Search Results:...





Xilinx - ISE - F:\My package3\AA.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- A
- xc9536-5PC44

```
25     Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ctl)
```

Xilinx - ISE - F:\Problem files 1\xl111\AA.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- A
- xc3s4000I-4fg900
- + ALU - Behavioral (ALU.vhd)

Sources Snapshots Library

Processes

Processes:

- Synthesize - XST
 - View Synthesis Report
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
- Generate Post-Synthesis Simulation
 - Post-Synthesis Simulation
- Implement Design
 - Translate
 - Map
 - Place & Route
- Generate Programming File
 - Programming File Generation I
 - Generate PROM, ACE, or JTAG I

```
63     When subs=>
64         If c_n='0' then
65             F1<=s1+not(r1)+1;
66         else
67             F1<=s1+not(r1);
68         End if;
69         when orrs=>f1<=r1 or s1;
70         when andrs=>f1<=r1 and s1;
71         when notrs=>f1<=not r1 and s1;
72         when exor=>f1<=r1 xor s1;
73         when exnor=>f1<=not (r1 xor s1);
74         when others=>f1<="----";
75     End case;
76 End process;
77 F <= f1(3 downto 0);          --outside the process
78 C_n4 <= f1(4);
79 G_bar <= not (
80     (r(3) and s(3)) or
81     ((r(3) or s(3)) and (r(2) and s(2))) or
82     ((r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1))) or
83     ((r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1)) and
84     (r(0) and s(0)));
85 p_bar <= not (
86     (r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1)) and
87     (r(0) and s(0)));
88 ovr <= (f1(4)xor f1(3));
89 End Behavioral;
```

ALU F:\Problem file... ALU

Xilinx - ISE - F:\My package3\AA\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

A
xc9536-5PC44

```
25      Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ctl)
```

Xilinx - ISE - F:\Problem files 1\XILINX\AA\A.ise - [ALU.ngc]

File Edit View Project Source Process Window Help

Sources

ALU

- _n0006<0>.imp
- _n0006<1>.imp
- _n0006<2>.imp
- _n0006<3>.imp
- _n0007<0>.imp
- _n0007<1>.imp
- _n0007<2>.imp
- _n0007<3>.imp

Snapshots Libraries Design

Processes

No flow available.

The logic diagram illustrates the internal structure of the ALU. It features a complex network of logic gates, primarily AND, OR, and NOT gates, along with several multiplexers. The diagram is organized into four main vertical columns. The leftmost column contains four AND gates, each with three inputs. The middle column contains four OR gates, each with three inputs. The rightmost column contains four NOT gates. These three columns are interconnected via a dense web of wires and multiplexers. The top row of the diagram consists of four AND gates, while the bottom row consists of four OR gates. The NOT gates are positioned between the AND and OR sections. The entire circuit is designed to perform various arithmetic and logical operations based on the input signals r1, s1, and f1, as defined in the VHDL code.

Xilinx - ISE - F:\My package3\A\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

A
xc9536-5PC44


```
25     Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ct1)
```

Xilinx - ISE - F:\Problem files 1\XILINX\A\A.ise - [ALU.ngc]

File Edit View Project Source Process Window Help

Sources

```
ALU
```



Xilinx - ISE - F:\My package3\A\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- A
- xc9536-5PC44

25 Signal r1,s1,f1:unsigned (4 downto 0);
26 begin
27 R1 <= ('0',r(3),r(2),r(1),r(0));
28 S1 <= ('0',S(3),S(2),S(1),S(0));
29 ALU:process (r1,s1,c_n,alu_ctl)

Xilinx - ISE - F:\Problem files\1\XILINX\A\A.ise - [ALU_synthesis.nlf]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation


- A
- xc3s4000I-4fg900
- + ALU - Behavioral (ALU.vhd)

Processes Processes:

- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Simulation
 - Post-Synthesis Simulation
- Implement Design
 - Translate
 - Map
 - Place & Route
- Generate Programming File
 - Programming File Generation I
 - Generate PROM, ACE, or JTAG I
 - Configure Device (iMPACT)
- Analyze Design Using Chipscope

Release 8.1i - netgen I.24
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
Command Line: netgen -intstyle ise -ar Structure -tm ALU -w -dir netgen/synthesis -ofmt vhdl -sim ALU.ngc ALU_synthesis.vhd
Reading design 'ALU.ngc' ...
Flattening design ...
Processing design ...
Preping design's networks ...
Preping design's macros ...
Writing VHDL netlist 'F:\Problem files\1\XILINX\A\netgen\synthesis\ALU_synthesis.vhd' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx UNISIM simulation primitives and has to be used with UNISIM library for correct compilation and simulation.
Number of warnings: 0
Number of info messages: 1
Total memory usage is 57500 kilobytes

ALU ALU ALU ALU_ALU_synthesis



Started : "Generate Programming File".

Process "Generate Programming File" completed successfully

Xilinx - ISE - F:\Problems\files 1\XILINX\AM2901\AM2901.ise - [Design Summary]

File Edit View Project Source Process Window Help

Sources Sources for: Synthesis/Implementation

- AM2901
- xc3s4000l-4fg900
- cpu_4 - cpu_rt (an)
 - ul - ram_recs - b

Processes Processes:

- View Synthesis Report
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Reports
- Implement Design
- Translate
- Map
- Place & Route
- Generate Programming File
- Programming File Configuration
- Generate PROM, ACI
- Configure Device
- Analyze Design Using

FPGA Design Summary

Design Overview

- Summary
- IOB Properties
- Timing Constraints
- Pinout Report
- Clock Report

Errors and Warnings

- Synthesis Messages
- Translation Messages
- Map Messages
- Place and Route Messages
- Timing Messages
- Bitgen Messages
- All Current Messages

Detailed Reports

Project Properties

- Enable Enhanced Design Summary
- Enable Message Filtering
- Display Incremental Messages

Enhanced Design Summary Contents

- Show Errors
- Show Warnings
- Show Failing Constraints
- Show Clock Report

Design Summary

AM2901 Project Status

AM2901 Project Status			
Project File:	AM2901.ise	Current State:	Programming File Generated
Module Name:	cpu_4	• Errors:	No Errors
Target Device:	xc3s4000l-4fg900	• Warnings:	24 Warnings (0 filtered)
Product Version:	ISE, 8.1i	• Updated:	星期日 十二月 10 19:27:37 2006

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	2	55,296	1%	
Number of 4 input LUTs	93	55,296	1%	
Logic Distribution				
Number of occupied Slices	49	27,648	1%	
Number of Slices containing only related logic	49	49	100%	
Number of Slices containing unrelated logic	0	49	0%	
Total Number of 4 input LUTs	93	55,296	1%	
Number of bonded IOBs	31	633	4%	
Number of GCLKs	1	8	12%	
Total equivalent gate count for design	664			
Additional TTAG gate count for TDRs	1,488			

Transcript

Console Errors Warnings Find in Files

开始 大作业.ppt Xilinx - ISE - 本地磁盘 (G:) MPNG (I:) Adobe Acrobat P... 19:27

微指令标

- ALU操作数选择指令

aq ab zq zb za da dq dz

- ALU 算术与逻辑指令

add subr subs orrs andrs notrs exor
exnor

- ALU 寄存器输入输出移位指令

qreg nop rama ramf ramqd ramd
ramqu ramu

- The end



Basic 元件包

- regs_pkg.vhd为打包的顶层元件包的描述，其余分别对应着一种较为基本的数字元件；
- rdff.vhd
- rdff1.vhd
- rreg1.vhd
- rreg.vhd
- reg.vhd ascount.vhd
- rsynch.vhd和psynch.vhd
- ureg.vhd

返回

Work程序包

- `cpu_4comps.vhd`为顶层元件包描述，其余对应着AM2901的某一构成部分：
- `OUT_MUX.vhd`
- `ALU.vhd`
- `SRC_OP.vhd`
- `ram_regs.vhd`
- `Q_REG.vhd`
- 此外，`mnemonics.vhd`为微控制指令代码程序。

返回