

TinyCPU

4位微处理器设计



组员

040860 陆千里

040859 闵 川

040873 吕 林

040893 刘 超



项目说明

Design Goal:

设计一个微型的CPU，包含运算器、控制器、寄存器、总线接口逻辑。

Software:

Xilinx ISE

Requirement:



Idea I

使用**VHDL**语言对一个复杂的电子实体设计，一般会采用自顶向下和自底向上两种不同的方式来完成。



先从（其实也不是最低层开始，是从中层开始）该**CPU**的基本部件如**ALU**、通用寄存器、缓冲、选择控制、随机存储（暂存）开始完成。在完成的过程中，逐渐完成**BASIC**库（包括九种常用模块描述，并由**regs_pkg.vhd**打包描述）的建立，完成**CPU**组成部件后，对这五部分进行打包描述（在**work**中**cpu_4comps.vhd**中集合描述）。



Idea II


在完成最上层的描述，在最上层的结构体中完成对包中各模块的引用。此外，在work中还建立了一个微指令代码编程包，将该微处理器的指令代码规定其中。





Microsoft

Windows




顶层描述
实体

ALU、通用寄存器、缓冲、选择控制、随机存储
(暂存)

BASIC元件包





OUT_MUX.vhd

- OUT_MUX.vhd微指令控制的2选1多路器由允许输出线oe和三态门y组成,可选4位数据f或ad输出到外围;
- port(
 - ad,f: in std_logic_vector(3 downto 0);
 - dest_ctl:in std_logic_vector(2 downto 0);
 - oe: in std_logic;
 - y: buffer std_logic_vector(3 downto 0));
- Architecture out_mux of out_mux is
 - Signal y_int:
std_logic_vector(3 downto 0);
 - Begin
 - Y_int <= ad when
dest_ctl=rama else f;
 - --在控制下选择ad、f
 - Y <= y_int when oe='0'
else "ZZZZ"; --高阻态
 - End out_mux;

XP
Windows

ALU.vhd

- ALU.vhd由微指令控制，实现由操作数多路选择器送来的r和s的4位数据进行加、减、或、与、与非、异或、异或非等算术和逻辑运算；

- Port (
 - r : --由SRC_OP输出的信号r
 - s : --由SRC_OP输出的信号r
 - c_n : --进位输入
 - alu_ct1 : --alu控制
 - f : --输出数据
 - g_bar : --预置进位
 - p_bar : --进位传输
 - c_n4 : --进位标志输出
 - ovr : --溢出



ALU. vhd


- when add =>
- if c_n='0' then
- F1<=r1+s1; --向量加法
- else
- F1<=r1+s1+1;
- End if;
- when subr =>
- if c_n='0' then
- F1<=r1+not(s1)+1; --补码
- else
- F1<=r1+not(s1);
- End if;
- when orrs=>f1<=r1 or s1;
- when andrs=>f1<=r1 and s1;
- when notrs=>f1<=not r1 and s1;
- when xor=>f1<=r1 xor s1;
- when exnor=>f1<=not (r1 xor s1);

- use
IEEE.STD_LOGIC_1
164.ALL;--逻辑运算
- use
ieee.numeric_std.all;
--数字运算
- use
IEEE.STD_LOGIC_U
NSIGNED.ALL;;--向
量运算、赋值

Windows XP

ALU. vhd

- $F \leq f1(3 \text{ downto } 0);$ --
outside the process
- $C_n4 \leq f1(4);$
- $G_bar \leq \text{not } ((r(3) \text{ and } s(3)) \text{ or } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ and } s(2))) \text{ or } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ or } s(2)) \text{ and } (r(1) \text{ and } s(1))) \text{ or } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ or } s(2)) \text{ and } (r(1) \text{ or } s(1)) \text{ and } (r(0) \text{ and } s(0)))));$
- $p_bar \leq \text{not } ((r(3) \text{ or } s(3)) \text{ and } (r(2) \text{ or } s(2)) \text{ and } (r(1) \text{ and } s(1)) \text{ and } (r(0) \text{ and } s(0)));$
 $ovr \leq (f1(4) \text{ xor } f1(3));$
- 等价:
- $G_bar = \sim(R3 * S3 + (R3 + S3) R2 * S2 +$
- $(R3 + S3)(R2 + S2) R1 * S1 +$
 $(R3 + S3)(R2 + S2)(R1 + S1) R0 * S0)$
- $P_bar = \sim((R3 + S3)(R2 + S2) * R1 * R0 * S1 * S0)$
- $OVR = '1' \text{ WHEN } (f(4) \neq f(3))$
else
- '0'



SRC_OP.vhd

- SRC_OP.vhd操作数多路选择器由两个多路选择器组成，分别由微指令控制r,s输出的4位输入数据，输出输入对应关系如下：
- r:输入数据d（外围4位数据）、ad（ram的数据），GND
- s:输入数据q（Q_REG中数据）、ad（ram的数据）、bd（ram的另一组数据）、GND
- --define alu operand r:
- with src_ctl select
- r <= ad when aq|ab,
- "0000"when zq|zb|za,
- d when others;
- --r input
- with src_ctl select
- s <=q when aq|zq|dq,
- bd when ab|zb,
- ad when za|da,
- "0000" when others;
- --S



RAM_REGS.vhd

- RAM 16 BYTES
- 可移位
- 寄存器建立:
 - gen: for i in 15 downto 0
 - generate
 - ram: ureg generic map (4)
 - port map (clk, rst, en(i), data, ab_data(i));
 - end generate;
- 移位实现:
- With dest_ctl select
- data <= (f(2),f(1),f(0),ram0) when ramqu | ramu,
(ram3,f(3),f(2),f(1)) when ramqd | ramd,
"----" when others;
- ad <= ab_data(conv_integer(a));
- bd <= ab_data(conv_integer(b)); ;
- ram3 <= f(3) when (dest_ctl = ramu or dest_ctl = ramqu) else 'Z';
- ram0 <= f(0) when (dest_ctl = ramu or dest_ctl = ramqu) else 'Z';



cpu_4comps.vhd

- Package cpu_4comps is
-
- End cpu_4comps;



am2901.vhd

- u1:ram_regs port map(clk=>clk,rst=>rst,a=>a,b=>b,f=>f,
• dest_ctl=>dest_ctl,ram0=>ram0,ram3=>ram3,ad=>ad,bd=>bd);
- u2:q_reg port map (clk=>clk,rst=>rst,f=>f,dest_ctl=>dest_ctl,
• qs0=>qs0,qs3=>qs3,q=>q);
- u3:src_op port map(d=>d,ad=>ad,bd=>bd,q=>q,src_ctl=>src_ctl,
• r=>r,s=>s);
- u4:alu port map (r=>r,s=>s,c_n=>c_n,alu_ct1 =>alu_ct1 ,f=>f,
• g_bar=>g_bar,p_bar=>p_bar,c_n4=>c_n4,ovr=>ovr);
- u5:out_mux port map (ad=>ad, f=>f, dest_ctl=>dest_ctl,oe=>oe,y=>y);
-
- f_0 <='0' when f="0000"else 'Z';
- f3<=f(3);



系统实现

开发软件： Xilinx ISE


Xilinx ISE为Xilinx公司开发的可编程逻辑器件的开发环境。Xilinx为全球最大的可编程逻辑器件开发商之一，在FPGA领域起更是处于独领风骚的地位。其开发的这款软件最好可以由ModelSim仿真软件辅助仿真。



Xilinx ISE

设置





Sources

Sources for: Synthesis/Implement

- AM2901
- xc9536-5PC44

Sources Snapshots

Processes

Processes:

- Add Existing Source
- Create New Source
- Design Utilities

Processes

New Source Wizard - Define Module

Entity Name: am2901

Architecture Name: Behavioral

Port Name	Direction	Bus	MSB	LSB
	in	☐		
	in	☐		
	in	☐		
	in	☐		
	in	☐		
	in	☐		
	in	☐		
	in	☐		
	in	☐		
	in	☐		

More Info < Back Next > Cancel

Transcript

Console Errors Warnings Find in Files

编译过程





Sources for: Synthesis/Implement

xc9536-5PC44

Sources

Processes:

Create New Source

Create Schematic Symbol

[View MDL Instantiation](#)

 Implement Design

Processes

00011 (v10.1) Complete

Script

Console Errors



ready

ALU Search Results:...

ipt

 Console
 Errors
 Warnings
 Find in Files

newly



XILINX **CPLD Reports** **XC9500XL**

Fitter Report | Timing Report

Fitter Report

Summary

Errors/Warnings

Logic

Inputs

Function Blocks

Equations

Pin List

Compiler Options

Text Report

Help

Summary

Design Name	alu
Fitting Status	Successful
Software Version	I.24
Device Used	XC95144XL-10-TQ144
Date	12- 9-2006, 2:31PM

RESOURCES SUMMARY

Macrocells Used	Pterms Used	Registers Used	Pins Used	Function Block Inputs Used
5/NaN (0%)	8/NaN (0%)	5/NaN (0%)	2/0 (1%)	7/NaN (0%)

PIN RESOURCES

Signal Type	Required	Mapped	Pin Type	Used	Total
-------------	----------	--------	----------	------	-------

Equation Display Style

VHDL

Processes

Processes:

- Add Existing Source
- Create New Source
- Design Utilities
- User Constraints
- Implement Design
 - Synthesize - XST
 - Translate
 - Fit
 - Generate Programming
 - Optional Implementation

Iilinx - ISE - F:\My package3\A\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

1000 ns

Sources

Sources for: Synthesis/Implement

A

xc9536-5PC44

ALU - Behavioral (ALU.vhd)

```

25     Signal r1,s1,f1:unsigned (4 downto 0);
26     begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',S(3),S(2),S(1),S(0));
29     ALU:process (r1,s1,c_n,alu_ctl)

```

Iilinx - ISE - F:\Problem files 1\XILINX\A\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

1000 ns

Sources

Sources for: Synthesis/Implement

A

xc9536-5PC44

ALU - Behavioral (ALU.vhd)

Sources

Snapshots

Processes

Processes:


- Add Existing Source
- Create New Source
- Design Utilities
 - Create Schematic Symbol
 - View Command Line Log
 - View HDL Instantiation
- User Constraints
- Implement Design
 - Synthesize - XST
 - Translate
 - Fit
 - Generate Programming
 - Optional Implementation


```


37         g_bar : buffer STD_LOGIC;
38         p_bar : buffer STD_LOGIC;
39         c_n4 : buffer STD_LOGIC;
40         ovr : buffer STD_LOGIC);
41     end ALU;
42
43     Architecture Behavioral of ALU is
44     Signal r1,s1,f1:std_logic_vector(4 downto 0);
45     begin
46     R1 <= ('0',r(3),r(2),r(1),r(0));
47     S1 <= ('0',S(3),S(2),S(1),S(0));
48     ALU:process (r1,s1,c_n,alu_ctl)
49     Begin
50         Case alu_ctl is
51             when add =>
52                 if c_n='0' then
53                     F1<=r1+s1;
54                 else
55                     F1<=r1+s1+1;
56                 End if;
57             when subtr => --subtraction same as 2's comp addn
58                 If c_n='0' then
59                     F1<=r1+not(s1);
60                 else
61                     F1<=r1+not(s1)+1;
62                 End if;
63             When subs=>
64                 If c_n='0' then

```

ALU







Iilinx - ISE - F:\My package3\A\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources

Sources for: Synthesis/Implementation

A

xc9536-5PC44

```

25   Signal r1,s1,f1:unsigned (4 downto 0);
26   begin
27     R1 <= ('0',r(3),r(2),r(1),r(0));
28     S1 <= ('0',s(3),s(2),s(1),s(0));
29     ALU:process (r1,s1,c_n,alu_ct1)

```

Iilinx - ISE - F:\Problem files 1\XILINX\A\A.ise - [ALU.vhd]

File Edit View Project Source Process Window Help

Sources

Sources for: Synthesis/Implementation

A

xc3s40001-4fg900

ALU - Behavioral (ALU.vhd)

Processes

Processes:


- Synthesize - XST
 - View Synthesis Report
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
 - Generate Post-Synthesis Simul
 - Post-Synthesis Simulation
- Implement Design
 - Translate
 - Map
 - Place & Route
 - Generate Programming File
 - Programming File Generation I
 - Generate PROM, ACE, or JTAG I


```


63   When subs=>
64     If c_n='0' then
65       f1<=s1+not(r1)+1;
66     else
67       f1<=s1+not(r1);
68     End if;
69   when orrs=>f1<=r1 or s1;
70   when andrs=>f1<=r1 and s1;
71   when notrs=>f1<=not r1 and s1;
72   when exor=>f1<=r1 xor s1;
73   when exnor=>f1<=not (r1 xor s1);
74   when others=>f1<="-----";
75   End case;
76   End process;
77   F <= f1(3 downto 0);           --outside the process
78   C_n4 <= f1(4);
79   G_bar <= not (
80     (r(3) and s(3)) or
81     ((r(3) or s(3)) and (r(2) and s(2))) or
82     ((r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1))) or
83     ((r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1)) and
84     (r(0) and s(0))));
85   p_bar <=not (
86     (r(3) or s(3)) and (r(2) or s(2)) and (r(1) and s(1)) and
87     (r(0) and s(0)));
88   ovr <= (f1(4)xor f1(3));
89   End Behavioral;
90


```

ALU F:\Problem file... ALU













Sources

Sources for: Synthesis/Implement



Processes

Processes:



Processes

FPGA Design Summary

Design Overview

- ☒ Summary
- ☒ IOB Properties
- ☒ Timing Constraints
- ☒ Pinout Report
- ☒ Clock Report

Errors and Warnings

- ☒ Synthesis Messages
- ☒ Translation Messages
- ☒ Map Messages
- ☒ Place and Route Messages
- ☒ Timing Messages
- ☒ Bitgen Messages
- ☒ All Current Messages

Detailed Reports

Project Properties

- ☒ Enable Enhanced Design Summary
- ☒ Enable Message Filtering
- ☐ Display Incremental Messages

Enhanced Design Summary Contents

- ☐ Show Errors
- ☐ Show Warnings
- ☐ Show Failing Constraints
- ☐ Show Clock Report

Design Summary

AM2901 Project Status

Project File:	AM2901.ise	Current State:	Programming File Generated
Module Name:	cpu_4	• Errors:	No Errors
Target Device:	xc3s40001-4fg900	• Warnings:	24 Warnings (0 filtered)
Product Version:	ISE, 8.1i	• Updated:	星期日 十二月 10 19:27:37 2006

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	2	55,296	1%	
Number of 4 input LUTs	93	55,296	1%	
Logic Distribution				
Number of occupied Slices	49	27,648	1%	
Number of Slices containing only related logic	49	49	100%	
Number of Slices containing unrelated logic	0	49	0%	
Total Number of 4 input LUTs	93	55,296	1%	
Number of bonded IOBs	31	633	4%	
Number of GCLKs	1	8	12%	
Total equivalent gate count for design	664			
Additional TTAG gate count for T0Rs	1,488			

微指令标

- ALU操作数选择指令

aq ab zq zb za da dq dz

- ALU 算术与逻辑指令

add subr subs orrs andrs notrs exor
exnor

- ALU 寄存器输入输出移位指令

qreg nop rama ramf ramqd ramd
ramqu ramu



- The end



Basic 元件包

- regs_pkg.vhd为打包的顶层元件包的描述，其余分别对应着一种较为基本的数字元件；
- rdff.vhd
- rdff1.vhd
- rreg1.vhd
- rreg.vhd
- reg.vhd ascount.vhd
- rsynch.vhd和psynch.vhd
- ureg.vhd



返回

Work程序包

- cpu_4comps.vhd为顶层元件包描述，其余对应着AM2901的某一构成部分：
- OUT_MUX.vhd
- ALU.vhd
- SRC_OP.vhd
- ram_regs.vhd
- Q_REG.vhd
- 此外，mnemonics.vhd为微控制指令代码程序。



返回